Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
pjdesno
7 days ago
|
parent
|
context
|
favorite
| on:
Optimizing a lock-free ring buffer
What's not guaranteed for "normal" loads and stores on many architectures is the order in which writes become visible to other CPU cores.
help
wat10000
7 days ago
[–]
Right, that's what the various memory ordering constants are for in C++ atomics, and other languages will likely have an equivalent. On such architectures, those will emit special instructions or barriers.
reply
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search: